MCE на BSD-системах

[weec]

использует ли кто сабж?
http://www.opennet.ru/tips/info/2087.shtml

[Хостинг HostFood.ru]

Тарифы на хостинг в России, от 12 рублей: https://www.host-food.ru/tariffs/hosting/
Тарифы на виртуальные сервера (VPS/VDS/KVM) в РФ, от 189 руб.: https://www.host-food.ru/tariffs/virtualny-server-vps/
Выделенные сервера, Россия, Москва, от 2000 рублей (HP Proliant G5, Intel Xeon E5430 (2.66GHz, Quad-Core, 12Mb), 8Gb RAM, 2x300Gb SAS HDD, P400i, 512Mb, BBU):
https://www.host-food.ru/tariffs/vydelennyi-server-ds/
Недорогие домены в популярных зонах: https://www.host-food.ru/domains/

[Alex Keda]

а утилита есть такая?
==============
ошибки не мониторить надо, а железо сразу менять

[Гость]

Код: Выделить всё

$ sysctl -d hw.mca.
hw.mca: Machine Check Architecture
hw.mca.enabled: Administrative toggle for machine check support
hw.mca.count: Record count
hw.mca.interval: Periodic interval in seconds to scan for machine checks
hw.mca.records: Machine check records
hw.mca.force_scan: Force an immediate scan for machine checks

r192050 - оно?

[weec]

ошибки не мониторить надо, а железо сразу менять

шустро то как ))

Код: Выделить всё

  Implement simple machine check support for amd64 and i386.
  - For CPUs that only support MCE (the machine check exception) but not MCA
    (i.e. Pentium), all this does is print out the value of the machine check
    registers and then panic when a machine check exception occurs.
  - For CPUs that support MCA (the machine check architecture), the support is
    a bit more involved.
    - First, there is limited support for decoding the CPU-independent MCA
      error codes in the kernel, and the kernel uses this to output a short
      description of any machine check events that occur.
    - When a machine check exception occurs, all of the MCx banks on the
      current CPU are scanned and any events are reported to the console
      before panic'ing.
    - To catch events for correctable errors, a periodic timer kicks off a
      task which scans the MCx banks on all CPUs.  The frequency of these
      checks is controlled via the "hw.mca.interval" sysctl.
    - Userland can request an immediate scan of the MCx banks by writing
      a non-zero value to "hw.mca.force_scan".
    - If any correctable events are encountered, the appropriate details
      are stored in a 'struct mca_record' (defined in <machine/mca.h>).
      The "hw.mca.count" is a count of such records and each record may
      be queried via the "hw.mca.records" tree by specifying the record
      index (0 .. count - 1) as the next name in the MIB similar to using
      PIDs with the kern.proc.* sysctls.  The idea is to export machine
      check events to userland for more detailed processing.
    - The periodic timer and hw.mca sysctls are only present if the CPU
      supports MCA.

Гость, похоже оно
попробую накопать побольше иформации